

International Journal of VLSI DESIGN



Volume 4* Number 1* JANUARY - JUNE 2013

CONTENTS

- DESIGN OF CASCODE CURRENT MIRROR FOLDED CASCODE CMOS
OTA AND IMPLEMENTATION OF 2ND ORDER BIQUAD Gm-C IF
FILTER FOR WIRELESS SYSTEMS**
Kehul A. Shah and N.M.Devashrayee 1-9
- HIGH PERFORMANCE AND LOW POWER VLSI SYNCHRONOUS
SYSTEMS USING AN EXPLICIT PULSED DUAL EDGE TRIGGERED
FLIP FLOPS**
R.Ramya and Y.Vivekananth 10-15
- DESIGN OF VEDIC POLYNOMIAL DIVIDER**
A.S.Prabhu, V.Elakya, N. Vignesh and A.Andamuthu 16-21
- DESIGN OF LOW LEAKAGE LOW GROUND BOUNCE NOISE ADDER
CIRCUITS USING EFFICIENT POWER GATING SCHEMES**
Chhavi Saxena, Manisha Pattanaik and R.K Tiwari 22-33
- DESIGN AND ANALYSIS OF AN EFFICIENT CPL BASED RADIX-4
MODIFIED BOOTH ENCODER ARRAY MULTIPLIER**
Sajan P. Philip, S. P. Prakash and Dr. S. Valarmathi 34-41
- DETERMINATION OF THE PID CONTROLLER PARAMETER BY
GENETIC ALGORITHM WITH ITAE SYNTHETIC FITNESS FUNCTION
FOR A SPEED CONTROL OF BRUSHLESS DC MOTOR**
Mostafa Sedighizadeh and Ali Jamali 42-49

International Journal of VLSI Design

• Volume 4 • No. 2 • July-December 2013



CONTENTS

1. FPGAs: The Prodigy of Paradigm Shifts 51-53
• R. K. Kamat, S. A. Shinde & M. D. Uplane
2. NIOS II Soft-core Processor for Implementation of Chemometric Model 55-59
• J. S. Parab, R. S. Gad & G. M. Naik
3. FPGA based Real Time Data Acquisition System 61-66
• S. R. Patil, R. S. Bhoite, Vishal V. Patil, S. A. Shinde & R. K. Kamat
4. Radiation Detection Using FPGA for Diabetes Monitoring 67-71
• J. S. Parab, R. S. Gad & G. M. Naik
5. Smart Sensors Using Altera FPGA in Agro Electronics 73-75
• S. R. Vernekar, J. S. Parab, R. S. Gad & G. M. Naik
6. Image Compression by Exploiting Parallelism Using FPGA based MPSoC 77-81
• P. C. Bhaskar & Komal V. Jadhav
7. Efficient Computation of 12-bit Pipelined ADC Using 180 nm CMOS Technology 83-90
• N. C. Patil, P. V. Rao, Bhuvaneshwari. P, Mallikarjun H. M & Cyril Prasanna Raj

INTERNATIONAL JOURNAL OF

VLSI DESIGN

Volume 5 • Number 1 • January-June 2014

CONTENTS

Replacement and Maintenance Analysis of Electrical and Electronics Equipments	1-8
<i>S. Radhika, Dr. M. Marsalin Beno, and Dr. R.A. Jaikumar</i>	
Advanced Parallel Viterbi Decoder for High Data Rate	9-11
<i>Nitin S. Sonar, Faris S. Al-Naimy, and R.R. Mudholkar</i>	
An Advanced Filter for Image De-Noiseing	13-17
<i>Garima and Javed Ashraf</i>	
High Speed Carry Select Adder for ALU Blocks	19-24
<i>J. Rama Krishna Reddy, G. Rakesh Chowdary and T Venkata Rama Krishna</i>	
A Review on Email Spam in Data Mining	25-28
<i>Ramanpreet Kaur, and Parminder Singh Jassal</i>	
A Novel Framework for Image Search In Photo Sharing Websites	29-35
<i>P. Nagendra Rao and G. V. Ramana</i>	
Revitalized Tree based Wireless Sensor Networks for Rapid Data Collection	37-40
<i>Ch. Subba Rao and A. Srinivas Rao</i>	
Data Slicing: A Proficient Scheme To Protect And Publish Data	41-46
<i>V. A. Radhika and M. Sreerama Murty</i>	
Clogging and Packet Loss Control using Early Arbitrary Control at The Network Edge	47-50
<i>M. M. Pavan and G. Draksha</i>	
Letting Processing Power from Mid Network by Means of Wireless Communication	51-55
<i>B. Asma Shaik and Y. Siva Prasad</i>	
A Rational Immigration to Multi-clouds to Drop Off Security Risks	57-61
<i>L. Nageswari Devi and K. Anand Kumar</i>	
SafeQ: To Preserve the Privacy and Integrity in Wireless Sensor Networks	63-66
<i>P. Koteswara Rao and Ch. Ravindra Reddy</i>	
Data Protection in Cloud Computing on a Large Scale	67-71
<i>Sk. Nyamthulla and D. T. R. Subba Reddy</i>	
A Novel Application of DBNs for automatic Vehicle Detection in Aerial Surveillance	73-76
<i>V. Chaitanya Nag and K. Venkateswara Rao</i>	

INTERNATIONAL JOURNAL OF VLSI DESIGN

Volume 5 ♦ Number 2 ♦ July-December 2014

CONTENTS



Noise Elimination using a Bit Cams	91-95
<i>Sundar Srinivas Kuchibhotla & Naga Lakshmi Kalyani Movva</i>	
Design of a Low Power Low Voltage Full Adder	97-100
<i>Swapnadip De, Angsuman Sarkar & C.K. Sarkar</i>	
High Performance Pipelined Signed 64x64-Bit Multiplier using Radix-32	101-105
<i>Sangeeta Nakhate, & Manish Bansal</i>	
FPGA Based Implementation of 16-Bit Multiplier-Accumulator using Radix2	107-114
Modified Booth Algorithm and SPST Adder using Verilog <i>Addanki Purna Ramesh, & P. Koteswara Rao</i>	
Exploration and Design of SAR Logic for Low Power High Speed SAR ADC	115-122
<i>A.R. Kasetwar, & V.G. Nasre</i>	
Analysis of AlGaIn/GaN Based HEMT Device for MMIC Design	123-131
<i>Balwant Raj & Sukhleen Bindra Narang</i>	
FPGA Implementation an Algorithm to Estimate the Proximity of a Moving Target	133-140
<i>Ramya Prasanthi Kota, Nagaraja Kumar Pateti, & Sneha Ghanate</i>	
An Algorithm to Identify a BPSK (Barker) Signal & Its Implementation on FPGA	141-146
<i>Nagaraja Kumar Pateti, & Bhavya Paladugu</i>	
FPGA Based Modified Level Crossing Flash Analog-to-Digital Converter	147-151
<i>Uchagaonkar Pooja A, Bekanalkar Priyanka A, S.A. Shinde, & R.K. Kamat</i>	
A Low to High Voltage Tolerant Level Shifter for Power Minimization	153-157
<i>Harpreet Kaur, & Arvind Rajput</i>	
Testing of Combinational Reversible Circuits	159-163
<i>Sirisha Meriga, & A.V.N. Tilak</i>	

CONTENTS

A Fair - Adaptive Routing and Wavelength Assignment in All Optical WDM Networks Incorporating Crosstalk Effects	1-7
<i>K. Ramesh Kumar, R. S. D. Wahida Banu and R. Indra</i>	
A Survey of IEEE 802.16j Multi Hop Relay Based Wimax Networks	9-14
<i>D. Satish Kumar and N. Nagarajan</i>	
Locating Fault with Alarm Correlation Using Link Failure Detection Algorithm in Optical WDM Networks	15-20
<i>S. Santhosh and S. Vinayagapriya</i>	
Seamless & Secure Mobility Management to Achieve Global Mobility for Next Generation Networks (NGNs)	21-27
<i>Mani Shekhar, Krishan Kumar and Sandeep kumar</i>	
Divide and Rule Approach Towards Self Organization in Cellular Networks	29-34
<i>Giftina Jenifer. B and Kaythry. P</i>	
Power Balancing Based Coverage Time Optimisation for Clustered Wireless Sensor Networks	35-39
<i>G. M. Tamilselvan, A. Shanmugam, G. Ranganayaki, R. KalaiPriya and G. R. Dhurgavathi</i>	
Design of Micro-Strip Antenna for RFID Application	41-44
<i>H. B. Bhuvaneswari and Nithyanandham. E</i>	
Performance Analysis of TCP Using Mobility Models in MANET	45-51
<i>S. Allwin Devaraj and V. Bhanumathi</i>	
Performance of Various Scheduling Algorithms in Mobile WiMAX	53-58
<i>T. Gnanasekaran, T. Kadhambari and K. Kanagasundaram</i>	
Investigations on Performance Improvement in New Routing Algorithm for Energy Efficient Mobile Ad-Hoc Networks	59-64
<i>B. Rammyaa and S. Sivakumar</i>	
Performance Evaluation Reactive, Proactive and Hybrid Routing Protocols in Hybrid Wireless Mesh Network	65-70
<i>Narayan D. G. & Uma M.</i>	
Throughput Enhancement Scheme Using Hop by Hop Mechanism in MANET	71-75
<i>P. Ranjith, K. Nirmal Kumar, R. Prabakaran & V. R. Sarma Dhulipala</i>	
Femtocells and Its Standards from 2G to NGWN (4G)	77-82
<i>Sankit R Kassa, Krishan Kumar, Deman Kosale & Koushik Barman</i>	
Energy Efficient Path Selection in Wireless Sensor Networks	83-88
<i>Nesa Sudha M., Sapna E. John & Valarmathi M. L.</i>	
Exploring Dynamic Nature Routing Protocol in Manet	89-94
<i>M. Muthu Kumari & A. Suruliandi</i>	
Effective Energy Utilization of MANET by Cache Pollution Avoidance	95-101
<i>V. Bhanumathi & G. Vijayalakshmi</i>	
Video Streaming in Wired and Wireless Networks	103-109
<i>Sankar Padmanabhan, Aravindan Ramasamy & Chellamuthu Chinnagounder</i>	

Contents



Efficient Identity-Based Threshold Decryption without Random Oracles	111-124
♦ <i>Xi Zhang & Jian Weng</i>	
A NLVFF-RLS Approach to Adaptive Beamforming for Wireless Communication	125-131
♦ <i>K. Meena Alias Jeyanthi & A. P. Kabilan</i>	
Integration of MATLAB Usage in an Introductory Electric Circuit Course	133-139
♦ <i>Thomas Yang, Ilteris Demirkiran, Jianhua Liu, Albert Helfrick, David Pedersen, & Christopher Grant</i>	
Experimental Study of DDOS Attacking of Flood Type Based on NS2	141-150
♦ <i>Ming Li, Jun Li & Wei Zhao</i>	
On Optimum Adaptive Algorithms with Individualized and Time Varying Convergence Factors Based on Taylor Series Expansion	151-155
♦ <i>Thomas Yang</i>	
Numeric Study of Similarity Between Bessel Kernel and Choi-Williams Kernel	157-165
♦ <i>Ming Li</i>	
Capturing Packets of Network Traffic Using WinPcap	167-173
♦ <i>Xin Lu, Wenjing Hu & Ming Li</i>	
Provably Secure Signatures from Linear Feedback Shift Register	175-182
♦ <i>Xiangxue Li, Dong Zheng, Kefei Chen & Jianhua Li</i>	

INTERNATIONAL JOURNAL OF VLSI DESIGN

Volume 7 ♦ Number 1 ♦ January-June 2016

CONTENTS

Noise Elimination using a Bit Cams	1-5
<i>Sundar Srinivas Kuchibhotla & Naga Lakshmi Kalyani Movva</i>	
Design of a Low Power Low Voltage Full Adder	7-10
<i>Swapnadip De, Angsuman Sarkar & C.K. Sarkar</i>	
High Performance Pipelined Signed 64x64-Bit Multiplier using Radix-32	11-15
<i>Sangeeta Nakhate, & Manish Bansal</i>	
FPGA Based Implementation of 16-Bit Multiplier-Accumulator using Radix2	17-24
Modified Booth Algorithm and SPST Adder using Verilog <i>Addanki Purna Ramesh, & P. Koteswara Rao</i>	
Exploration and Design of SAR Logic for Low Power High Speed SAR ADC	25-32
<i>A.R. Kasetwar, & V.G. Nasre</i>	
Analysis of AlGaN/GaN Based HEMT Device for MMIC Design	33-41
<i>Balwant Raj & Sukhleen Bindra Narang</i>	
FPGA Implementation an Algorithm to Estimate the Proximity of a Moving Target	43-50
<i>Ramya Prasanthi Kota, Nagaraja Kumar Pateti, & Sneha Ghanate</i>	
An Algorithm to Identify a BPSK (Barker) Signal & Its Implementation on FPGA	51-56
<i>Nagaraja Kumar Pateti, & Bhavya Paladugu</i>	
FPGA Based Modified Level Crossing Flash Analog-to-Digital Converter	57-61
<i>Uchagaonkar Pooja A, Bekanalkar Priyanka A, S.A. Shinde, & R.K. Kamat</i>	
A Low to High Voltage Tolerant Level Shifter for Power Minimization	63-67
<i>Harpreet Kaur, & Arvind Rajput</i>	
Testing of Combinational Reversible Circuits	69-73
<i>Sirisha Meriga, & A.V.N. Tilak</i>	



Contents

An Attack Resistant Multiple Watermarking using Hybrid Multi Resolution Transforms	<i>C. Kezi Selva Vijila</i> 75-79 <i>J. Jenith & J. Samuel Manoharan</i>
Theft Identification During Data Transfer in it Sector	<i>R. Gnanajeyaraman &</i> 81-85 <i>B. Preethi</i>
A Method of Embedding Images to Improve Security Using Least Significant Bit Based Steganography	<i>S. Jeyanthi &</i> 87-90 <i>S. Sharmila Devi</i>
Hybrid Asymmetry Authentication for Multicast Traffic	<i>A. Grace Presilla</i> 91-95 <i>S. Sathees Babu & K. Balasubadra</i>
Local Tone Mapping Enhancement with Codec	<i>G. Poongodi</i> 97-103
Sensors Based Monitoring and Analyzing of Track in Railways	<i>S. Manivannan &</i> 105-109 <i>N. Srg Perumal</i>
Mutual Authentication Protocol for Low Cost RFID Security and Anti-counterfeiting	<i>S. Sashitpriya &</i> 111-116 <i>T. Suresh</i>
Wireless Based-Human Healthcare Monitoring System	<i>M. Tamil Thendral</i> 117-120 <i>C. Jothi Perumal & K. Kavithadevi</i>
A Review Paper on NFC Technology in Electronics System	<i>Hemant Mahajan &</i> 121-124 <i>Archana Shewale</i>
Detection of Retinal Blood Vessel Using DCT and CCA with Adaptive Thresholding	<i>Sibiya A. &</i> 125-131 <i>T. Chitra</i>
Vegetation Enhancement for Color Distortion Reduction Using HRNDVI	<i>C. E. Albin &</i> 133-137 <i>Jerlin Ajith Davidson</i>
Contrast Enhancement of Stereo Images Using Binocular Just Noticeable Difference Method	<i>O. Annie Shiji &</i> 139-142 <i>C. Kezi Selva Vijila</i>
Parallel Downloading Files through Peer-Peer Network to Minimize Time	<i>Devisree U. &</i> 143-148 <i>K. Indumathi</i>
Edge Detection based Image Contrast Enhancement using Sobel Filter	<i>P. Cathrine Ranjana &</i> 149-153 <i>P. Ramya</i>
Mobile Information Delegate and Forbidding BOTNET in 3G Networks	<i>K. Vinodhini &</i> 155-161 <i>C. R. Nibidha</i>
Detecting and Eliminating Packet Losses in Wireless Ad-Hoc Networks Using SNDP and AODV Protocols	<i>Joan Pavihra R.</i> 163-167 <i>Kaleeswari P. & Vijayakumar. S</i>
Improving the Security of Nymble System Using Server-Specific Linkability Windows	<i>Arul Princy. A.</i> 169-173 <i>Farzhana. I Kaleeswari. P</i>
Design and Implementation of Fault Detection for Advanced Encryption Standard in UART Module Using FPGA	<i>G. Maryam Banu &</i> 175-182 <i>J. Anand AP</i>